CS/EE 260 – Homework 5 Solutions
Spring 2000

1. (MK 3-23) Construct a 10-to-1 line multiplexer with three 4-to-1 line multiplexers. The multiplexers should be interconnected and inputs labeled so that the selection codes 0000 through 1001 can be directly applied to the multiplexer selections inputs without added logic.

10:1 mux



Implementation using 4:1 muxes.



2. (MK 3-27) Implement a binary full adder with a dual 4-to-1 line multiplexer and a single inverter.

AB	C_i	S	C_o
00	0	0	0
00	1	1	0
01	0	1	0
01	1	0	1
10	0	1	0
10	1	0	1
11	0	0	1
11	1	1	1



3. (MK 3-34) Design a combinational circuit that forms the 2-bit binary sum S_1S_0 of two 2-bit numbers A_1A_0 and B_1B_0 and has both input C_0 and a carry output C_2. Do not use half adders or full adders, but instead use a two-level circuit plus inverters for the input variables, as needed. Design the circuit by starting with the following equations for each of the two bits of the adder.



$S_0 = A_0\,B_0\,C_0 + A_0\,B_0\,'C_0' + A_0'B_0C_I' + A_0\,'B_0'\,C_0 = \text{odd}\,(A_0, B_0, C_i)$

$C_1 = A_0\,B_0 + A_0C_0 + B_0C_0 = \text{majority}\,(A_0, B_0, C_0)$

$S_1 = \text{odd}\,(A_1, B_1, C_1) = \text{odd}\,(A_1, B_1, \text{majority}\,(A_0, B_0, C_0))$

$= A_1\,B_1\,\text{majority}\,(A_0, B_0, C_0) + A_1\,B_1'\,\text{majority}\,(A_0, B_0, C_0)'$
$\quad + A_1'\,B_1\,\text{majority}\,(A_0, B_0, C_0)' + A_1'\,B_1'\,\text{majority}\,(A_0, B_0, C_0)$

$= (A_1\,B_1 + A_1'\,B_1')\,\text{majority}\,(A_0, B_0, C_0) + (A_1\,B_1' + A_1'\,B_1)\,\text{majority}(A_0', B_0', C_0')$

$= (A_1\,B_1 + A_1'\,B_1')\,(A_0\,B_0 + A_0C_0 + B_0\,C_0) + (A_1'\,B_1 + A_1B_1')\,(A_0'\,B_0' + A_0'\,C_0' + B_0'\,C_0')$

$= A_1B_1\,A_0\,B_0 + A_1\,B_1\,A_0C_0 + A_1\,B_1\,B_0C_0 + A_1'\,B_1'\,A_0\,B_0 + A_1'\,B_1'\,A_0C_0 + A_1'B_1'\,B_0C_0$
$\quad + A_1'B_1A_0'\,B_0' + A_1'B_1A_0'C_0' + A_1'B_1B_0'C_0' + A_1B_1'A_0'\,B_0' + A_1B_1'A_0'C_0' + A_1B_1'\,B_0'C_0'$

$C_2 = \text{majority}\,(A_1, B_1, C_1) = \text{majority}\,(A_1, B_1, \text{majority}\,(A_0, B_0, C_0))$

$= A_1B_1 + A_1\text{majority}\,(A_0, B_0, C_0) + B_1\text{majority}\,(A_0, B_0, C_0)$

$= A_1B_1 + A_1(A_0B_0 + A_0C_0 + B_0B_0) + B_1(A_0B_0 + A_0C_0 + B_0B_0)$



4. This problem is to design a simple 4 bit arithmetic unit. Your circuit will have two data inputs $A=a_3a_2a_1a_0$ and $B=b_3b_2b_1b_0$ and a data output $X=x_3x_2x_1x_0$. It will also have a control input $C=c_2c_1c_0$ which determines what operation your circuit will perform.

   if C=0 then the output X is equal to input A
   if C=1 then the output X is equal to input B
   if C=2 then the output X is equal to the 2's complement of input A
   if C=3 then the output X is equal to the 2's complement of input B
   if C=4 then the output X is equal to A+B where A and B are interpreted as unsigned integer values in the range 0..15
   if C=5 then the output X is equal to A+B where A and B are interpreted as signed integer values in the range –8..+7 (2s complement)
   if C=6 then the output X is equal to A-B where A and B are interpreted as signed integer values in the range –8..+7 (2s complement)
   if C=7 then the output X is equal to B-A where A and B are interpreted as signed integer values in the range –8..+7 (2s complement)

   In addition, your circuit will have a status output V which is 1, if the requested operation results in an invalid result. For example, negating an input whose value is –8 should cause the V output to go high. An unsigned addition of values 8 and 13 should also cause the V bit to go high.

As a first step in designing your circuit, draw a *block diagram* that includes a 4 bit adder, one or more 1's complement circuits, incrementers and multiplexors. Include a control block that the *C* input connects to and that generates the *V* output and the control signals for the other components. Show each circuit component as a block labeled by its function (e.g. adder) and with all inputs and outputs clearly labeled.

Write logic equations for each output of the control block that will cause the circuit as a whole to implement the specification given above.

Complete your design using the schematic editor. Use only AND, OR, EXOR gates and inverters. On the printout of the schematic, outline in pencil the gates that correspond to the blocks in your block diagram and label them as in your block diagram. Arrange your schematic so that it corresponds as closely as possible to your block diagram.

Simulate your design for the following inputs and verify that the results are correct.

C=0, *A*=5; *C*=1, *B*=10; *C*=2, *A*=6; *C*=3, *B*=-8; *C*=4, *A*=5, *B*=14; *C*=4, *A*=5, *B*=7; *C*=5, *A*=6, *B*=5; *C*=5, *A*=3, *B*=4; *C*=6, *A*=5, *B*=2; *C*=6, *A*=4, *B*=6;
C=6, *A*=4, *B*=-6; *C*=6, *A*=2, *B*=3; *C*=7, *A*=5, *B*=-6; *C*=7, *A*=-2, *B*=6



Table for control signals:

C	nA	pA	nB	pB	V
0	0	1	X	0	0
1	X	0	0	1	0
2	1	1	X	0	sA·sX
3	X	0	1	1	sB·sX
4	0	1	0	1	cX
5	0	1	0	1	(sA=sB)·(sA≠sX)
6	0	1	1	1	(sA≠sB)·(sA≠sX)
7	1	1	0	1	(sA≠sB)·(sB≠sX)

nA = (C=2) + (C=7) pA = $C_2 + C_0'$

nB = (C=3) + (C=6) pB = $C_2 + C_0$

V = (C=2)·sA·sX + (C=3)·sB·sX + (C=4)·cX + (C=5)·(sA ⊕ sB)′ (sA ⊕ sX)
+ (C=6)·(sA ⊕ sB)·(sA ⊕ sX) + (C=7)·(sA ⊕ sB)·(sB ⊕ sX)


Schematic Editor - [Modified - HW4-41.SCH]
File Edit Mode Options Hierarchy View Display Window Help
1C
1C
+1
+1
mux
mux
adder
controller
HW4-41
17.4 , 13.5
Select and Drag
Logic Simulator - Xilinx Foundation F1.5 [hw4-4] - [Waveform Viewer 0]
File Signal Waveform Device Options Tools View Window Help
Functional
20ns
Break
80ns
1ns/div
0.0
10ns
20ns
30ns
40ns
50ns
60ns
70ns
BC0...(hex)#3
BA0...(hex)#4
BB0...(hex)#4
BX0...(hex)#4
oV.....
80ns

5. Draw (by hand) a schematic diagram for a 2 input, 4 output decoder using simple 2 input gates. Label each input, output and gate. Write a structural VHDL specification that directly implements the circuit in your schematic. Simulate your decoder on all possible inputs. Write a dataflow VHDL specification of the decoder and simulate this version as well. Hand in the schematic, the VHDL listings and the waveforms from your simulation runs.




hw55a.vhd - HDL Editor
File Edit Search View Synthesis Project Tools Help
1 library IEEE;
2 use IEEE.std_logic_1164.all;
3
4 entity hw5_5 is
5 port (
6 s1, s0: in STD_LOGIC;
7 d0, d1, d2, d3: out STD_LOGIC
8);
9 end hw5_5;
10
11 architecture hw5_5_arch of hw5_5 is
12
13 component INV
14 port(i: in STD_LOGIC; o: OUT STD_LOGIC);
15 end component;
16
17 component AND2
18 port(i0,i1: in STD_LOGIC; o: OUT STD_LOGIC);
19 end component;
20
21 signal s0b, s1b: STD_LOGIC;
22
23 begin
24 i0: INV port map(i => s0, o => s0b);
25 i1: INV port map(i => s1, o => s1b);
26 a0: AND2 port map(i0 => s1b, i1 => s0b, o => d0);
27 a1: AND2 port map(i0 => s1b, i1 => s0, o => d1);
28 a2: AND2 port map(i0 => s1, i1 => s0b, o => d2);
29 a3: AND2 port map(i0 => s1, i1 => s0, o => d3);
30 end hw5_5_arch;
For Help, press F1
Ln 28, Col 39
VHDL
NUM
Logic Simulator - Xilinx Foundation F1.5 [hw55a]
File Signal Waveform Device Options Tools View Window Help
Functional
10ns
Break
Waveform Viewer 0
40ns
500ps/div
0.0
5ns
10ns
15ns
20ns
25ns
30ns
35ns
i S0
i S1
o D0
o D1
o D2
o D3
B0
B1
40ns


hw55b.vhd - HDL Editor
File Edit Search View Synthesis Project Tools Help
1 library IEEE;
2 use IEEE.std_logic_1164.all;
3
4 entity hw55b is
5 port (
6 s1, s0: in STD_LOGIC;
7 d0, d1, d2, d3: out STD_LOGIC
8);
9 end hw55b;
10
11 architecture hw55b_arch of hw55b is
12 begin
13 d0 <= (not s1) and (not s0);
14 d1 <= (not s1) and (s0);
15 d2 <= (s1) and (not s0);
16 d3 <= (s1) and (s0);
17 end hw55b_arch;
18
For Help, press F1
Ln 16, Col 1
VHDL
NUM
Logic Simulator - Xilinx Foundation F1.5 [hw55b]
File Signal Waveform Device Options Tools View Window Help
Functional
10ns
Break
Waveform Viewer 0
500ps/div
5ns
10ns
15ns
20ns
25ns
30ns
S1
S0
D0
D1
D2
D3
B1
B0
40ns